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Abstract. Losses due to gate-leakage-currents become more
dominant in new technologies as gate leakage currents in-
crease exponentially with decreasing gate oxide thickness.
The most promising Adiabatic Logic (AL) families use a
clocked power supply with four states. Hence, the full VDD
voltage drops over an AL gate only for a quarter of the clock
cycle, causing a full gate leakage only for a quarter of the
clock period. The rising and falling ramps of the clocked
power supply lead to an additional energy consumption by
gate leakage. This energy is smaller than the fraction caused
by the constant VDD drop, because the gate leakage expo-
nentially depends on the voltage across the oxide. To ob-
tain smaller energy consumption, Improved Adiabatic Logic
(IAL) has been introduced. IAL swaps all n- and p-channel
transistors. The logic blocks are built of p-channel devices
whichshowgatetunnelingcurrentssigniﬁcantlysmallerthan
in n-channel devices. Using IAL instead of conventional
AL allows an additional reduction of the energy consump-
tion caused by gate leakage. Simulations based on a 90nm
CMOS process show a lowering in gate leakage energy con-
sumption for AL by a factor of 1.5 compared to static CMOS.
For IAL the factor is up to 4. The achievable reduction varies
depending on the considered AL family and the complexity
of the gate.
1 Introduction
Future applications raise the needs for computing complex-
ity. Device scaling increases the integration density, but
with smaller devices and thinner gate oxides, leakage cur-
rents are not neglectable any longer and leakage reduction
methods are of concern in modern CMOS design methodolo-
gies. Many proposals have been presented to supress leakage
currents in static CMOS, e.g. Henzler et al. (2004, 2005);
Drazdziulis et al. (2003); Narenda et al. (2001); Hamazoglu
et al. (2002).
Adiabatic Logic is a promising low power circuit method
to reduce the energy dissipation in digital logic, by using a
constant current to efﬁciently charge a capacity. Therefore, a
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clocked power supply (power clock) is used, that consists of
four states. Only during one of the four states the whole sup-
ply voltage VDD drops across the gate. Hence a reduction of
the leakage currents is implemented explicitely by the power
clock in AL circuits.
In this paper the reduction of gate leakage currents through
the power clock is investigated. The following Sect. 2 gives
a short overview of the physical principles of gate leakage.
Section 3 deals with the adiabatic power clock leading to an
estimation of the savings in gate leakage in Sect. 4. A single
MOS device is taken into account, driven by a constant sup-
ply voltage on the one hand and the dynamic power clock of
an adiabatic system on the other hand. Section 5 presents the
results of simulations in a 90nm CMOS technology. Three
different adiabatic logic topologies are simulated and com-
pared to an implementation in static CMOS.
2 Gate leakage
In state of the art devices with oxide thicknesses below 2nm,
gate leakage currents become a noticable part of static energy
dissipation. Depending on the voltage from gate to substrate,
gate tunneling can be divided into two parts. One is called
Fowler-Nordheim tunneling (FNT) and the other is called di-
rect tunneling (DT). FNT occurs, when the charges tunnel
through a triangular potential barrier. Hence, a high voltage
is needed in order to gain FNT. In normal device operation
only DT results in a signiﬁcant gate leakage current value.
For an n-channel device, the electrons tunnel from the con-
duction band of the substrate through a trapezoidal oxide po-
tential barrier (see Fig. 1). The equation describing the DT
current density is given by Schuegraf et al. (1994).
JDT = AE2
oxexp
−B
h
1 − (1 − Vox
φox )3/2
i
Eox
(1)
A = q3/16π2¯ hφox (2)
B = 4
√
2m∗φ
3/2
ox /3¯ hq , (3)
where φox is the barrier height. As φox for holes in the va-
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Fig. 1. Direct tunneling of electrons from the conduction band of
the substrate into the conduction band of the polysilicon. The elec-
trons tunnel through a trapezoidal oxide potential barrier.
in the conduction band, the gate leakage current in n-MOS
devices is higher than the gate leakage current in a p-MOS
device. From simulations with parameters of a 90nm tech-
nology we obtained gate leakage currents in n-MOS devices
that are about 10 times higher than in a p-MOS device. This
leads to the assumption, that designs using predominantly
p-channel devices suffer less from gate leakage than those
using n-channel devices.
3 Adiabatic power clock
Adiabatic logic families suitable for building digital systems
use a power clock consisting of four phases (see Fig. 2). A
phase is separated into four states (Fig. 3a) named Evaluate
E), Hold (H), Recover (R) and Wait (W). The duration of
each state is T/4, where T is the period of the clock cycle.
During E the internal nodes of the AL gate are charged de-
pending on the outputs of the preceding gate. The outputs
of the gate are valid during H. Charge is recovered from the
internal nodes to the oscillator in the R state. For symmetry
reasons and thus easier generation of the waveform, the state
W has been introduced.
The gates are connected to the power clock in such a
way, that if a gate is in E state, its preceding gate is in H
state. In Fig. 2 the way data is transferred is symbolized
by the arrows. So the gate connected to phase φ1 evaluates
the inputs that are deliverd by the preceding gate at phase φ0.
Looking at the power clock, the full supply voltage drops
at the gate for just a quarter of a cycle. During E and R the
voltage is ramped from 0 to VDD and vice versa, leading to
a leakage power dissipation as well. Compared to a static
CMOS gate, where the supply voltage VDD is constant the
whole time, a reduction in static power dissipation through
gate leakage is expected. Figure 3b shows the gate leakage
current for a phase of the adiabatic power clock and it’s static
CMOS counterpart.
4 Estimation of the savings through adiabatic power
clock
For a prediction of the savings through the adiabatic
power clock compared to static CMOS using a constant
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Fig. 2. The power clock for the considered adiabatic logic families.
It consists of four phases. The arrows show, when data is transferred
from one gate to the consecutive gate.
VDD supply, a single MOSFET device is characterized
here. Therefore, the gate leakage energy dissipation factor
(GLEDF) η between the energy dissipation caused by gate
leakage for the different arrangements in Fig. 4 is introduced.
η =
Egl,CMOS
Egl,AL
(4)
Taking Eq. (1) and the waveform u(t) of a power clock
phase, we can calculate η as follows.
η =
R
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Looking at η in Eq. (6) we see two terms in the denom-
inator. The ﬁrst term represents the dissipation of energy
due to gate leakage during the ramps E and R of the power
clock phase, the second term arises from the constant VDD
drop during H state of the power clock phase. Neglecting
the ﬁrst term in the denomiator, the energy dissipation fac-
tor η would obviously be four. Considering the whole equa-
tion and assuming a linear dependence of the gate leakage
current on the voltage across the oxide, η would be as low
as two. From Eq. (1) the gate leakage current is exponen-
tially dependent on the voltage across the oxide, resulting in
a lower gate leakage than in case of a linear dependence. So
the expected value will be in between η=2 and η=4.
The GLEDF is dependent on the supply voltage VDD. If
we have a look at the inverse GLEDF η−1 we see, that the
numerator in the ﬁrst term is the integral over the gate leak-
age power at the ramps. The denominator in the equation forPh. Teichmann et al.: Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits 283
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Looking at the power clock, the full supply voltage drops at the gate for just a quarter of a cycle. During E and R the
voltage is ramped from 0 to VDD and vice versa, leading to a leakage power dissipation as well. Compared to a static
CMOS gate, where the supply voltage VDD is constant the whole time, a reduction in static power dissipation through
gate leakage is expected. Figure 3.b) shows the gate leakage current for a phase of the adiabatic power clock and it’s
static CMOS counterpart.
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Figure 3. a) A phase of the adiabatic power clock is separated into four states. b) Respective gate leakage current at a single transistor.
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For a prediction of the savings through the adiabatic power clock compared to static CMOS using a constant VDD supply,
a single MOSFET device is characterized here. Therefore, the gate leakage energy dissipation factor (GLEDF) η between
the energy dissipation caused by gate leakage for the different arrangements in ﬁgure 4 is introduced.
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Figure 4. The estimation for the savings is performed on a single transistor. On the left one can see the circuit in case of static CMOS and on the right
the circuit for the clocked power supply of an adiabatic system.
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Fig. 4. The estimation for the savings is performed on a single tran-
sistor. On the left one can see the circuit in case of static CMOS and
on the right the circuit for the clocked power supply of an adiabatic
system.
η−1 comes from the integration over the gate leakage power
during the H state. For higher values of VDD, the integral of
the power during the ramps becomes less remarkable com-
pared to the integral over the gate leakage power during the
H state.
A Matlab simulation was performed to calculate the fac-
tor η. The parameters for modeling the gate leakage current
according to equation (1) were taken from a 90nm CMOS
technology. As expected, the results in Fig. 5 show, that η is
dependent on the supply voltage. Higher supply voltages re-
sult in a higher reduction of gate leakage currents in adiabatic
logic compared to static CMOS.
The factor η is an estimation for the savings at a single
transistor. For each logic family the topologies and the logic
functions have to be taken into account. The Efﬁcient Charge
Recovery Logic (ECRL) (Moon et al., 1996) consists of a
pair of cross-coupled p-channel devices (Fig. 6a). The logic
function blocks F and F are connected between the outputs
of the gate and GND. The Positive Feedback Adiabatic Logic
(PFAL) (Fig. 6b) uses a latch as basic cell with the function
blocks connected from power clock to the outputs of the gate.
These two families use logic function blocks consisting of n-
channel devices. To additionally reduce the adiabatic losses
the Improved PFAL (IPFAL) family (Fig. 6c) has been intro-
duced (Fischer et al., 2003). IPFAL, like PFAL, consists of
a cross-coupled latch but the logic blocks are implemented
with p-channel devices only. This is advantageous, because
gate leakage currents – as mentioned in Sect. 2 – are almost
a decade lower in p-channel devices. But all three families
have in common, that an inverter cell uses at least twice as
many MOSFET devices as the corresponding CMOS gate.
Hence, the factor of the estimation is inﬂuenced by the logic
family and the implemented logic function. A device quan-
tityfactor(DQF)fnfortherelationofthecountofn-channel
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numerator in the ﬁrst term is the integral over the gate leakage power at the ramps. The denominator in the equation for
η−1 comes from the integration over the gate leakage power during the H state. For higher values of VDD, the integral
of the power during the ramps becomes less remarkable compared to the integral over the gate leakage power during the
H state.
A Matlab simulation was performed to calculate the factor η. The parameters for modeling the gate leakage current
according to equation (1) were taken from a 90nm CMOS technology. As expected, the results in ﬁgure 5 show, that η is
dependent on the supply voltage. Higher supply voltages result in a higher reduction of gate leakage currents in adiabatic
logic compared to static CMOS.
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Figure 5. A Matlab simulation of equation (6) using parameters of a 90nm CMOS technology. The energy dissipation factor η is dependent on the
supply voltage.
The factor η is an estimation for the savings at a single transistor. For each logic family the topologies and the logic
functions have to be taken into account. The Efﬁcient Charge Recovery Logic (ECRL) [Moon et. al. (1996)] consists
of a pair of cross-coupled p-channel devices (ﬁgure 6.a)). The logic function blocks F and F are connected between
the outputs of the gate and GND. The Positive Feedback Adiabatic Logic (PFAL) (ﬁgure 6.b)) uses a latch as basic cell
with the function blocks connected from power clock to the outputs of the gate. These two families use logic function
blocks consisting of n-channel devices. To additionally reduce the adiabatic losses the Improved PFAL (IPFAL) family
(ﬁgure 6.c)) has been introduced [Fischer et. al. (2003)]. IPFAL, like PFAL, consists of a cross-coupled latch but the logic
blocks are implemented with p-channel devices only. This is advantageous, because gate leakage currents - as mentioned
in section 2- are almost a decade lower in p-channel devices. But all three families have in common, that an inverter cell
uses at least twice as many MOSFET devices as the corresponding CMOS gate. Hence, the factor of the estimation is
inﬂuenced by the logic family and the implemented logic function. A device quantity factor (DQF) fn for the relation
of the count of n-channel devices is deﬁned. The p-channel devices are neglected, because the gate leakage currents are
almost a decade lower than in n-channel MOSFETS.
fn =
nAL
nCMOS
=
transistorcountn,AL
transistorcountn,CMOS
(7)
Three logic functions are investigated. An inverter (INV), a NAND and a function called LOGIC5. LOGIC5 is a ﬁve
input logic, where the logic function trees F and F are balanced, i. e. the number of parallel and serial devices is equal in
the two logic function blocks. The count of n-channel devices and the corresponding factor fn for the investigated logic
functions are listed in table 1.
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Figure 6. Schematics of a) ECRL, b) PFAL and c) IPFAL cell. The logic function blocks consist of p-channel devices for IPFAL and n-channel devices
otherwise.
Fig. 5. A Matlab simulation of equation (6) using parameters of a
90nm CMOS technology. The energy dissipation factor η is depen-
dent on the supply voltage.
devices is deﬁned. The p-channel devices are neglected, be-
cause the gate leakage currents are almost a decade lower
than in n-channel MOSFETS.
fn =
nAL
nCMOS
=
transistorcountn,AL
transistorcountn,CMOS
(7)
Three logic functions are investigated. An inverter (INV),
a NAND and a function called LOGIC5. LOGIC5 is a ﬁve
input logic, where the logic function trees F and F are bal-
anced, i.e. the number of parallel and serial devices is equal
in the two logic function blocks. The count of n-channel de-
vices and the corresponding factor fn for the investigated
logic functions are listed in Table 1.
ECRL uses n-channel devices for its logic blocks, so the
factor fn stays 2, independent of the implemented logic
function. For PFAL, the INV uses 4 n-MOSFETs. Two as
input transistors in the logic function blocks, and two more
in the latch. The CMOS inverter just uses one n-channel de-
vice. Hence, thetwoadditionaln-channeldevicesinthelatch
of a PFAL gate result in a drastic overhead for logic func-
tions with few input signals (e.g. INV, NAND, NOR). But
for PFAL gates with a higher input signal count, the overhead
caused by the two additional devices in the latch is smaller.
For the LOGIC5 gate, the factor fn=2.4, ompared to fn=4
for the INV gate. As the logic function blocks in IPFAL are
buildt with p-channel devices, the count of n-MOSFETs in
IPFAL stays 2, independent of the size of the logic function.
So the factor fn is decreased for IPFAL, with increasing size
of the logic function.284 Ph. Teichmann et al.: Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits
Table 1. Transistor counts and DQF (fn) of the investigated logic families and functions.
nCMOS nECRL nPFAL nIPFAL fnECRL fnPFAL fnIPFAL
INV 1 2 4 2 2 4 2
NAND 2 4 6 2 2 3 1
LOGIC5 5 10 12 2 2 2.4 0.4
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Table 2. Effective gate leakage energy dissipation factor (effective
GLEDF) at a supply voltage of 0.8V.
ηeff@0.8V ECRL PFAL IPFAL
INV 1.43 0.715 1.43
NAND 1.43 0.95 2.86
LOGIC5 1.43 1.19 7.15
With the knowledge of fn an effective GLEDF ηeff can
be calculated.
ηeff =
η
fn
(8)
With Eq. (8) the factor η, obtained from the estimation of
a single device, is adapted to the used logic family and the
implemented logic function.
The arrangement of the devices in the logic function has
an inﬂuence on the gate leakage induced energy dissipation.
Additionally for PFAL another fact reduces the gate leakage
caused by the input transistors. If the voltage of a PFAL
inverter input transistor is VDD, the phase is connected to
drain and source of the input device, leading to decreasing
voltages VGS and VGD. Hence, the gate leakage is reduced
with the rising voltage of the phase. As the DQF contains no
information about the arrangement of the devices inside the
logic function blocks, ηeff is a rough estimation.
The effective GLEDF ηeff can be calculated with the fac-
tor η. For the supply voltage of 0.8V, η is 2.86 (see Fig. 5).
With that, ηeff@0.8V can be calculated using the informa-
tion on fn printed in Table 1, leading to Table 2.
5 Simulation results
Looking at the simulation arrangement of the INV function
in Fig. 7, a chain of ﬁve gates is used for the simulation. Fig-
ure 7 shows the scheme of the simulation arrangement. The
gates S1 and S2 are used to provide a realistic input signal at
the device under test S3. The gates S4 and S5 are used to pro-
vide a realistic load. The chain is terminated with capacities
of 0.1fF. The transistor model is BSIM4 with parameters of
an industrial 90nm CMOS technology. The supply voltage
is 0.8V.
The simulation results are shown in Fig. 8. The effective
GLEDF ηeff is plotted against the frequency. First we take a
look at the inﬂuence of the logic functions on ηeff for each
adiabatic family.
ECRL has approximately the same value for all logic func-
tions. FortheINVfunction, ECRLreachesafactorηeff=1.5.
Looking at the simulation results for the NAND function one
can see, that the simulated value is worse than the predic-
tion. This comes from the fact, that parallel connected de-
vices cause more gate leakage than serial connected devices.
TheECRLandtheCMOSNANDcontainaserialconnection
of two n-channel devices. Additionally, the ECRL NAND
includes a parallel connection of n-channel devices in the F
block. In fact, the different gate leakage for serial and par-
allel connected devices is not considered in the estimation,
leadingtoadeviationfromthepredictedvalue. ForPFALthe
factor ηeff increases for functions with more inputs, as the
overhead due to the two additional n-MOSFETs inside the
latch becomes less important. The advantageous location of
the logic blocks in PFAL result in a higher ηeff for LOGIC5
forPFAL(ηeff≈1.4), comparedtoECRL(ηeff≈1.3). PFAL
reaches its maximum of ηeff for functions with higher input
counts.Ph. Teichmann et al.: Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits 285
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ηeff =
η
fn
(8)
With equation (8) the factor η, obtained from the estimation of a single device, is adapted to the used logic family and
the implemented logic function.
The arrangement of the devices in the logic function has an inﬂuence on the gate leakage induced energy dissipation.
Additionally for PFAL another fact reduces the gate leakage caused by the input transistors. If the voltage of a PFAL
inverter input transistor is VDD, the phase is connected to drain and source of the input device, leading to decreasing
voltages VGS and VGD. Hence, the gate leakage is reduced with the rising voltage of the phase. As the DQF contains no
information about the arrangement of the devices inside the logic function blocks, ηeff is a rough estimation.
The effective GLEDF ηeff can be calculated with the factor η. For the supply voltage of 0.8V, η is 2.86 (see ﬁgure 5).
With that, ηeff@0.8V can be calculated using the information on fn printed in table 1, leading to table 2.
ηeff@0.8V ECRL PFAL IPFAL
INV 1.43 0.715 1.43
NAND 1.43 0.95 2.86
LOGIC5 1.43 1.19 7.15
Table 2. Effective gate leakage energy dissipation factor (effective GLEDF) at a supply voltage of 0.8V.
5 Simulation results
Figure 7 shows the scheme of the simulation arrangement. The gates S1 and S2 are used to provide a realistic input
signal at the device under test S3. The gates S4 and S5 are used to provide a realistic load. The chain is terminated with
capacities of 0.1fF. The transistor model is BSIM4 with parameters of an industrial 90nm CMOS technology. The supply
voltage is 0.8V.
DUT
S3 S4 S5 gen
sig S1 S2
Figure 7. The simulation arrangement for the INV is a chain of ﬁve gates. For the functions with higher input counts, each input uses a chain of two
inverters to condition the signal.
The simulation results are shown in ﬁgure 8. The effective GLEDF ηeff is plotted against the frequency. First we take
a look at the inﬂuence of the logic functions on ηeff for each adiabatic family.
ECRL has approximately the same value for all logic functions. For the INV function, ECRL reaches a factor
ηeff = 1.5. Looking at the simulation results for the NAND function one can see, that the simulated value is worse than
Fig. 7. The simulation arrangement for the INV is a chain of ﬁve gates. For the functions with higher input counts, each input uses a chain
of two inverters to condition the signal.
Book: Kleinheubacher Berichte
MS No.: KH2004-A-00014
First author: Philip Teichmann 6
the prediction. This comes from the fact, that parallel connected devices cause more gate leakage than serial connected
devices. The ECRL and the CMOS NAND contain a serial connection of two n-channel devices. Additionally, the ECRL
NAND includes a parallel connection of n-channel devices in the F block. In fact, the different gate leakage for serial
and parallel connected devices is not considered in the estimation, leading to a deviation from the predicted value. For
PFAL the factor ηeff increases for functions with more inputs, as the overhead due to the two additional n-MOSFETs
inside the latch becomes less important. The advantageous location of the logic blocks in PFAL result in a higher ηeff
for LOGIC5 for PFAL (ηeff ≈ 1.4), compared to ECRL (ηeff ≈ 1.3). PFAL reaches its maximum of ηeff for functions
with higher input counts.
IPFAL follows the trend in the prediction, but the estimated factor ηeff = 7.15 for LOGIC5 is not reached. Actually the
value for the IPFAL LOGIC5 is close to 4.
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Figure 8. Energy dissipation factor ηeff for the investigated logic functions.
6 Conclusion
In this paper we have shown that the power clock used in the investigated adiabatic logic families reduces gate leakage
currents implicitly. The simulation results show that ECRL and PFAL save up to 30% and IPFAL up to 75% of dissipated
energy through gate leakage, compared to static CMOS. The effective gate leakage energy dissipation factor stays nearly
constant for ECRL, independent of the size of the function blocks. PFAL and IPFAL save most for devices with large
logic blocks. IPFAL reaches the highest effective GLEDF ηeff, since an IPFAL gate is buildt of p-MOSFETs mainly.
An estimation method, based on the simulation of a single transistor has been presented and adopted for the investigated
logic families and the implemented functions.
The power clock implements a power down at gate level for a quarter of the clock period. Hence, all leakage currents are
supressed by the adiabatic power clock in W state. Therefore, also subthreshold leakage is reduced by the clocked power
supply in adiabatic logic circuits.
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